Simulating NoC Mesh and Torus Topologies
Date
2017
Authors
Khan, Muhammad Ahsan
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
An interconnection network is a programmable system that transports the data between the terminals. The interconnection is important because of the limiting factor in the performance of many systems. Network on chip (NoC) plays a vital role in the memory latency or memory bandwidth, which are the two key performances in computer systems. Apart from them the topologies are also one of the most important performance factors. In this project the two most signi cant topologies, mesh topology and torus topology are studied. A study is conducted on the above two mentioned topologies by injecting various it rates with di erent combinations of virtual channels. The main objective of this project is to explain how virtual channels are e ective on throughput and latency on di erent topologies. The comparative evaluation of topologies will help to explore more features in detail which will be helping in future developing in NoC.
Description
Keywords
Booksim, NoC, 2D Mesh Topology, Mesh vs Torus topology