UVicSpace

Design and evaluation of Force-Directed (FD) routing algorithm in 2D mesh network on chip

Show simple item record

dc.contributor.author Shwiegi, Kasem
dc.date.accessioned 2018-06-28T22:33:47Z
dc.date.available 2018-06-28T22:33:47Z
dc.date.copyright 2018 en_US
dc.date.issued 2018-06-28
dc.identifier.uri https://dspace.library.uvic.ca//handle/1828/9555
dc.description.abstract System on Chip (SoC) connects several IP cores i.e., memories, processors, DSPs etc., in one chip. After the rapid progress in electronic systems, the number of cores needed in SoC has been increased to improve the performance and efficiency in the system. However, raising the number of IP cores in SoC has led to many issues in the chip, such as poor scalability, high complexity, more power consumption, high latency etc. The Network on Chip (NoC) is an interconnection network which provides a perfect architecture to resolve the limitations in SoC. The routing algorithm in NoC plays the main role in improving system performance and efficiency. In this thesis, a full-adaptive routing algorithm is proposed for 2D mesh NoC, which takes into consideration the network conditions for routing a packet and provides more flexibility to route a packet to any destination in the network. The proposed routing algorithm, named the Forced-Directed (FD) routing algorithm, directs a packet to its destination through a number of routes in the network. The FD routing algorithm presents an important improvement in throughput and efficiency and reducing the average packet loss in 2D mesh NoC when compared to the adaptive routing algorithm DyXY. The comparison between FD and DyXY routing algorithms is done in two simulation setup phases: the first phase is based on different input traffic loads, and the second is based on different 2D mesh NoC dimensions. In the first phase (with different traffic loads and the network dimension 5 X 5 mesh NoC), the FD routing algorithm has improved the network throughput by 84%, efficiency by 76% and has reduced the average packet loss by 52% compared to DyXY routing. In the second phase (with traffic load 0.7 and different network dimensions), throughput, efficiency and the average packet loss have been enhanced by 90%, 92% and 59%, respectively, relative to the DyXY routing algorithm. en_US
dc.language English eng
dc.language.iso en en_US
dc.rights Available to the World Wide Web en_US
dc.subject Network on Chip (NoC) en_US
dc.title Design and evaluation of Force-Directed (FD) routing algorithm in 2D mesh network on chip en_US
dc.type Thesis en_US
dc.contributor.supervisor Gebali, Fayez
dc.degree.department Department of Electrical and Computer Engineering en_US
dc.degree.level Master of Applied Science M.A.Sc. en_US
dc.description.scholarlevel Graduate en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search UVicSpace


Browse

My Account

Statistics

Help