Design and performance analysis of a new ATM switch
Date
1998
Authors
Agarwal, Sandeep
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Asynchronous Transfer Mode (ATM) has been accepted as a high speed networking solution for the Broadband Integrated Services Digital Network (BISDN) to meet the accelerating bandwidth principle and to integrate data, voice and video on one universal network. However, crucial to efficient routing of data, voice and video through the network requires development of fast and reliable ATM switches.
This thesis presents the design and performance analysis of a new ATM switch. Many different ATM switch architectures have been proposed in the literature. This thesis examines these architectures in detail to study their pros and cons. It aims to eliminate the problems faced by earlier ATM switch architectures by presenting a novel design of an ATM switch.
The general requirements of an ATM switch are presented based on ATM standards documents, and these requirements are used to design a new ATM switch, the VR switch. The name VR reflects the routing principle of the design which involves Virtual Routing prior to actual cell routing. The VR switch supports the different cell flows found in ATM networks by providing necessary functionality to route cells and manage the network resources. It is fast , supports Quality of Service (QoS) and multicast and broadcast functions. The VR switch shows good scaling properties and has the potential to be included in very high data rate networks (giga and tera bits).
In addition, this is the first instance of a switch that is capable of using photonic switching technology in its switching fabric. The VR switch is modeled to evaluate its performance in terms of cell loss probability, throughput and delay. It is shown that the VR switch has lower cell loss probability, optimal throughput/delay performance and satisfies all the general requirements of an ideal ATM switch. The logic of the switch design has been verified through simulation using VHDL. The gate level implementation of the VR switch is done using SY OPSYS.