Implementation of Binary and Ternary Convolutional Codes on an FPGA
Date
2021-09-14
Authors
Madela, Bharath Rao
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
In modern wireless communication systems, the channels are corrupted by noise and interference. To address this issue, error control coding is employed to reliably transfer data. Convolutional codes are widely employed as they are easy to encode and decode. The focus of this work is the implementation of binary and ternary convolutional codes on an FPGA. As most data is binary, binary to ternary conversion is employed to implement ternary convolutional codes on an FPGA which is a binary device. The design architecture for both types of codes is discussed and comparisons are made based on structure, data rate, speed and resource utilization.
Description
Keywords
FPGA, Convolutional, code, FEC, error correction, binary, ternary