Compact hardware accelerator for field multipliers suitable for use in ultra-low power IoT devices
| dc.contributor.author | Ibrahim, Atef | |
| dc.contributor.author | Gebali, Fayez | |
| dc.date.accessioned | 2023-01-11T00:05:59Z | |
| dc.date.available | 2023-01-11T00:05:59Z | |
| dc.date.copyright | 2022 | en_US |
| dc.date.issued | 2022 | |
| dc.description.abstract | Adoption of IoT technology without considering its security implications may expose network systems to a variety of security breaches. In network systems, IoT edge devices are a major source of security risks. Implementing cryptographic algorithms on most IoT edge devices can be difficult due to their limited resources. As a result, compact implementations of these algorithms on these devices are required. Because the field multiplication operation is at the heart of most cryptographic algorithms, its implementation will have a significant impact on the entire cryptographic algorithm implementation. As a result, in this paper, we propose a small hardware accelerator for performing field multiplication on edge devices. The hardware accelerator is primarily composed of a processor array with a regular structure and local interconnection among its processing elements. The main advantage of the proposed hardware structure is the ability to manage its area, delay, and consumed energy by choosing the appropriate word size l. We implemented the proposed structure using ASIC technology and the obtained results attain average savings in the area of 95.9%. Also, we obtained significant average savings in energy of 63.2%. The acquired results reveal that the offered hardware accelerator is appropriate for usage in resource-constrained IoT edge devices. | en_US |
| dc.description.reviewstatus | Reviewed | en_US |
| dc.description.scholarlevel | Faculty | en_US |
| dc.description.sponsorship | The author would like to acknowledge the support of the National Research Council of Canada (NRC) under Grant No. 51291–52200. | en_US |
| dc.identifier.citation | Ibrahim, A. & Gebali, F. (2022). “Compact hardware accelerator for field multipliers suitable for use in ultra-low power IoT edge devices.” Alexandria Engineering Journal, 61(12), 13079-13087. https://doi.org/10.1016/j.aej.2022.07.013 | en_US |
| dc.identifier.uri | https://doi.org/10.1016/j.aej.2022.07.013 | |
| dc.identifier.uri | http://hdl.handle.net/1828/14650 | |
| dc.language.iso | en | en_US |
| dc.publisher | Alexandria Engineering Journal | en_US |
| dc.subject | Finite field multiplication | |
| dc.subject | IoT security | |
| dc.subject | Cryptography | |
| dc.subject | IoT-edge devices | |
| dc.subject | Parallel processing | |
| dc.subject | Processor array | |
| dc.subject.department | Department of Electrical and Computer Engineering | |
| dc.title | Compact hardware accelerator for field multipliers suitable for use in ultra-low power IoT devices | en_US |
| dc.type | Article | en_US |