Low-complexity systolic array structure for field multiplication in resource-constrained IoT nodes

dc.contributor.authorIbrahim, Atef
dc.date.accessioned2023-12-18T23:53:20Z
dc.date.available2023-12-18T23:53:20Z
dc.date.copyright2023en_US
dc.date.issued2023
dc.description.abstractSecurity and privacy issues with Internet of Things (IoT) network make it difficult to use IoT technology. Cryptographic protocols can be put in place on IoT edge nodes to address security flaws. Since the edge nodes have few resources, it is challenging to implement these protocols on them. The key operation in these protocols is finite-field multiplication, and how well it is carried out has a big effect on how well they perform. Therefore, we present in this work a novel irreducible All-One Polynomial (AOP)-based low-complexity bit-serial systolic implementation for multiplication in the binary-extended field. The shown multiplier structure features regular cell architectures and local communication connections between the cells, making it more appropriate for VLSI implementation. When compared to competing multipliers, the complexity analysis of the suggested multiplier reveals a significant savings in area and area-time product. As a result, it is more ideal for cryptographic systems that set additional constraints on area.en_US
dc.description.reviewstatusRevieweden_US
dc.description.scholarlevelFacultyen_US
dc.description.sponsorshipThis study is supported via funding from Prince Sattam bin Abdulaziz University project number (PSAU/2023/R/1444).en_US
dc.identifier.citationIbrahim, A. (2023). Low-complexity systolic array structure for field multiplication in resource-constrained IoT nodes. Ain Shams Engineering Journal, 14(10), 102188. https://doi.org/10.1016/j.asej.2023.102188en_US
dc.identifier.urihttps://doi.org/10.1016/j.asej.2023.102188
dc.identifier.urihttp://hdl.handle.net/1828/15727
dc.language.isoenen_US
dc.publisherAin Shams Engineering Journalen_US
dc.subjectSerial multipliers
dc.subjectFinite field arithmetic
dc.subjectCrypto-processors
dc.subjectIoT security
dc.subjectSystolic arrays
dc.subjectEmbedded computing systems
dc.subject.departmentDepartment of Electrical and Computer Engineering
dc.titleLow-complexity systolic array structure for field multiplication in resource-constrained IoT nodesen_US
dc.typeArticleen_US

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
ibrahim_atef_AinShamsEngJ_2023.pdf
Size:
567.96 KB
Format:
Adobe Portable Document Format
Description:
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
2 KB
Format:
Item-specific license agreed upon to submission
Description: